This paper presents the design and implementation of voltage source inverter type SVPWM based speed control of an induction motor using a fuzzy PI controller. This scheme enables us to adjust the speed of the motor by controlling the frequency and amplitude of the stator voltage; the ratio of the stator voltage to the frequency should be kept constant. A model of the fuzzy control system is implemented in real time with a Xilinx FPGA XC3S 400E. It is introduced to maintain a constant speed to when the load varies.
I. INTRODUCTION
In recent years there has been a great demand in industry for adjustable speed drives. Induction motors are used in many applications such as HVAC (heating, ventilation and air-conditioning), industrial drives (motion control, robotics), automotive control (electric vehicles), etc. [1] , [2] .
The space vector pulse width modulation (SVPWM) method is an advanced, computation-intensive PWM method and it is possibly the best among all the PWM techniques for variable frequency drive applications [3] . Because of its superior performance characteristics, it has been finding widespread application in recent years. Space vector modulation is based on the representation of three phase voltages as space vectors. It exhibits the features of good dc-bus voltage utilization and a low THD when compared to other PWM methods [4] , [5] . Most space vector modulation schemes are carried out using analog circuits or micro-controllers. Compared with sinusoidal pulse width modulation (SPWM), SVPWM is more suitable for digital implementation and can increase the obtainable maximum output voltage with a maximum line voltage approaching 70.7% of the DC link voltage [6] .
Classical control systems like PI control have been used for the speed control of induction machines. The main drawbacks of classical PI controllers are their large overshoot and excessive settling time. To face these problems, fuzzy PI logic control has recently been applied to the control of electrical drive systems [7] . Fuzzy logic, deals with problems that have vagueness, uncertainty and use membership functions with Manuscript [8] . This means that if reliable expert knowledge is not available or if the controlled system is too complex to derive the required decision rules, the development of a fuzzy logic controller becomes time consuming and tedious or sometimes impossible. In cases where expert knowledge is available, fine-tuning of the controller might be time consuming as well [9] .
However, induction motors can only run at their rated speed when they are connected to the main power supply. This is the reason why variable frequency drives are needed to vary the rotor speed of an induction motor [10] - [12] . The most popular algorithm for the control of a three phase induction motor is the V/F control approach based on the space vector pulse width modulation (SVPWM) technique to drive a voltage source inverter using fuzzy PI control [13] .
The field programmable gate array (FPGA) is one of the substitutes to address the major disadvantages of conventional microprocessor/DSP control. This is due to the major advantage that it can be modified to perform any application and is not specific to a particular function. A FPGA has several advantages. These include on field control, reprogrammability, convenient software tools, high efficiency and very high significant integration density [14] . This paper demonstrates that a more efficient and faster solution is the use of field programmable gate arrays [15] - [18] ; it investigates the methods to control the speed of SVPWM based induction motor using fuzzy PI control. The proposed design is tested by experiments. Space vector pulse width modulation is discussed in the second section of this paper. Fuzzy logic control design is discussed in the third section of the paper. The fourth section deals with the FPGA controller. The fifth section is about the implementation of a fuzzy PI controller using FPGA and the results of the implementation. The last section in this paper is the conclusion.
II. SPACE VECTOR PULSE WIDTH MODULATION
The basic power circuit topology of a three-phase voltage source inverter supplying a star connected three-phase load is given in Fig. 1 . The power circuit contains in general six bidirectional semiconductor switches such as IGBTs with antiparallel diodes for protection. The two power switches of one leg are complementary in operation with a small dead band between the switching of two devices. The switching operation of the inverter yields in total 8 output vectors with 6 being active or non zero and two zero vectors. The six active vectors are labeled as V 1 , V 2 , V 3 , V 4 , V 5 and V 6 while the two zero vectors are labeled as V o and V 7 .
The three phase sinusoidal and balance voltages are given by the equations as follows:
If these 8 voltage vectors are converted to two axes, they can be plotted as shown in Fig. 2 . The tips of the 6 non zero vectors, when cornered form a regular hexagon with the two zero vectors lying at the origin.
The binary digits shown in Fig. 2 represent the states of the three legs; the most significant bit represents leg 'c', the middle digit represents leg 'b' and the least significant bit is for leg 'a'. The digit '0' represents the lower switch being 'on' while digit '1' represents the upper switch being 'on'.
The V ref in the α − β plane rotates circularly, so that the output voltage will be sinusoidal. Since the voltage source inverter can have 8 states, V ref can only be synthesized by using 8 voltage vectors. There can be infinite ways to synthesize the input reference but the most simple is by using the two neighboring active vectors and a zero vector. In other words it can be said that the inverter is switched in such a way that the two neighboring output voltages are generated. If the direction of the reference vector rotation is assumed as anticlockwise then the vector to the right is designated with the suffix 'a' and the vector lying on the left of the reference 
The second equation is termed the equal volt-sec principle. The inverter output voltage can assume only eight discrete locations in the complex plane, including the zero voltage vectors. The zero voltage vector will be included in the switching sequence to minimize the commutations in the inverter (Turn ON and Turn OFF losses will be less). One can generate any voltage vector lying inside the hexagon whose corners are on the six active switching state vectors (V 1 , . . . , V 6 ) in the space vector modulation strategy. The inverter out net reference vectorV r ef can be approximated during a sampling time ∆t = 1/(2f s ) by a sequence of 3 space voltage vectors V a , V b and V N , where V a and V b are 2 of the adjacent six active vector V 1 , . . . , V 6. V N is a zero vector, V o and V 7 are chosen in such a way as to minimize the commutations in the inverter and f s is the switching frequency.
The above time intervals T a , T b and T o during which the switching state vectors V a , V b and V N are applied are derived from the geometry of the hexagon and can be written as the follows: The output voltage for various switching patterns can be obtained by drawing the equivalent circuit shown in Fig. 3 . As an example consider space voltage V 6 (state 101); the output voltages V an , V bn and V cn are given by an equation as follows:
Where V dc is the DC link voltage. Similarly we can calculate the values of V an , V bn and V cn for the other five nonzero states. This is tabulated in table I. A fuzzy logic controller initially converts the crisp errors and changes in error variables into fuzzy variables. Then they are mapped into linguistic labels. Membership functions are associated with each label as shown in the Fig. 4(a)-(c) .
The linguistic labels are divided into seven groups: nlnegative large, nm-negative medium, ns-negative small, z-zero, ps-positive small, pm-positive medium, pl-positive large. Each of the inputs and output contains membership functions with all seven linguistics.
The mapping of the fuzzy inputs into the required output is derived with the help of a rule base as given in Table 2. IV. FPGA CONTROLLER A field programmable gate array is made up of digital integrated circuits that can be programmed to do any type of digital function. There are two main advantages of an FPGA over a microprocessor chip for a controller: 1) An FPGA has the ability to operate faster than a microprocessor chip.
2) The new FPGAs that are on the market will support hardware that is upwards of one million gates. A FPGA consists of three major configurable elements. These are:
• Configurable logic blocks (CLBs) arranged in an array that provides the functional elements and implements most of the logic in an FPGA.
• Input-output blocks (IOBs) that provide the interface between the package pins and the internal signal lines.
• Programmable interconnect resources that provide the routing path to connect the inputs and outputs of the CLBs and IOBs onto the appropriate network. The real time control system is implemented using a FPGA XC3 400E from Xilinx, Inc.
A functional block diagram of the controller is shown in Fig. 5 .
The controller contains: • 4Nos of ADC (AD 7266)
• JTAG connecter for the FPGA2 • 4 × 2 micro switches • AD 5328 (DAC) A flow-chart of the software is shown in Fig.6 . The set of SVPWM signals is stored in a file with an acceptable format for the development system of the FPGA.
A full description of the fuzzy controller is fed to the program. The description include the number of input variables, the dimensions of the universe of discourse of the input variables, the dimensions of the universe of discourse of the output variables, definitions of the fuzzy linguistic terms used, the number of rules and the rules. To facilitate the use of the software, a skeleton of the input files is formed by the software program. Once the skeleton of the input file is formed, the data can be entered. Changes, such as modifications in the definition of the fuzzy terms, can be made with relative ease and the program can be re-executed to get better performance, if necessary.
The Xilinx ISE Foundation computer-aided-design tool is used for the design and development of the FPGA. The FPGA design flow for the system is given as follows: first, the system is implemented using the Xilinx ISE Foundation tools and simulated at the register transfer level to verify the correctness of the design. Then by using the Xilinx ISE Foundation tools, the logic synthesis is carried out to optimize the design, and the placement and routing are carried out automatically to generate the FPGA implementation file. Finally, the generated implementation file is downloaded to the FPGA development board for testing.
V. IMPLEMENTATION AND RESULTS
This paper intensifies three phase induction motor drive based FPGA controllers. The constant flux technique (V/F) is used for induction motor speed control. As a test of the proposed FPGA controller performance a driver is implemented. 
A. Block diagram of the implemented circuit
A block diagram of the implemented drive is shown in Fig.7 .
• The block diagram consists of a FPGA Controller, a quadrature encoder pulse (QEP), an A/D Card, a voltage source inverter (VSI) and a 1HP induction motor.
• A voltage source inverter with the specification of 1200V and 25A IGBT is being used as the switching devices in the experiment.
• Current and voltage are sensed by using the Hall Effect principle. The speed of the induction motor is sensed by a quadrature encoder pulse (QEP).
• The output of the speed sensor is fed to the frequency and the voltage converter circuit. In this module set the frequency to the voltage converter with a maximum output of 2.5V at a rated motor speed of 1500rpm.
• Speed error is calculated with a comparison between the set speed and the actual speed. Speed error is given as input to the FPGA XC3S-400E Controller.
• The FPGA controller gives the gate drive signal to the voltage sources inverter there by stabilizing the speed of the induction motor using the constant flux principle. 2) Download the program with the Fuzzy PI algorithm and space vector pulse width modulation technique from a PC to the FPGA controller through a data cable.
B. Evaluation and experimental results
3) The actual speed is sensed by the QEP sensor and the analog speed is converted to a digital pulse. 4) The set speed is set in the FPGA controller. 5) The converted digital pulse is given to the FPGA controller. 6) The actual speed is compared with the set speed and in accordance with the error the Fuzz PI controller is tuned and then FPGA produces the space vector pulses. 7) SVPWM is given to voltage source inverter and to the induction motor through the cable. 8) For various load conditioned speeds the Vs time graph is monitored and plotted using visual basic software. The testing is divided into two steps; in the first step, the basic functionality is tested and the SVPWM waveform is generated. In the second step, the speed control of the induction motor is verified to test the performance of the system. The FPGA generated SVPWM waveform is shown in Fig. 9 . The switching frequency is set to 10 kHz, the gating on-time T 1 = T 2 = 0.75 (pu), To = 0.5 (pu) and the modulation index ma = 0.907 (pu).
Driver responses for 1000rpm and 1200rpm reference speeds with no load condition have been represented respectively in Fig. 10(a) and 10(b) . The results show that a classical PI controller reaches settling time in 1.6 sec, but that a fuzzy PI controller reaches the settling time in 0.7 sec. The steady state error is %5 for each response.
Another test for the loaded condition is shown in Fig. 11 (a) and 11(b) . At the same set speed a classical PI controller reaches settling time in 1.65 sec, but the fuzzy PI controller reaches the settling time in 0.85 sec. With a change in load the motor speed has not changed much and the speed regulation is nearly suitable. Table 3 summarizes the speed response of the motor with different load conditions.
C. Synthesis Report of the Controller
All the modules are integrated and synthesized using the Xilinx project navigator and support tools. The synthesized Table 4 . 
VI. CONCLUSIONS
This paper demonstrates that the speed control of induction motor systems can be realized by using a fuzzy PI controller. The control scheme was modeled and designed in VHDL. It was simulated and synthesized using the Xilinx Foundation package and implemented into a Xilinx XC3S400 FPGA. The experiments show that the dynamic response of a system using the proposed controller is better when compared to a classical PI controller. Finally, the proposed method provides induction motors with suitable speed regulation.
